Networks-on-Silicon
Example with 16 embedded cores:
CPUs, DSPs, application specific
cores, parametrizable functions
- Multistage network = graph construct with routers & links
- from global to segmented interconnect
- learn from network literature but …
- NOS must be more predictable to avoid time-consuming design iterations