Communication in a Multiprocessor Architecture
Networks-on-Silicon Communication centric separation of concerns
Multi-processor Platform based design
architectures Reuse of IP
Embedded processors HLS + SW-compilers
ILP, VLIW
Previous slide
Next slide
Back to first slide
View graphic version